I found a nasty design bug yesterday. Some time ago, when I was approaching the end of preliminary hardware verification, having successfully completed tests for most of the instructions, I suddenly bumped into the wall. Problems occurred when I was trying to exercise my faults and interrupts mechanism. It didn’t work at all, causing the system ...
