My memory system has recently undergone an update to hardware design. Originally I planned and implemented four memory bank registers – two for lower and upper 32kB of code, and two for lower and upper 32kB of data (see this post for details). With hardware able to address maximum of 128 banks via 22-bit address ...
