






Control (microcode sequencer)		Dawid Pilawa	
		(C) 2010, 2011	
TITLE: cpu_control			
Document Number:		CPU.1	REV: 1.1
Date: 3/27/2011 6:29:16 PM		Sheet: 1/2	




Control (field decoder, MSW)		Dawid Pilawa (C) 2010, 2011	
TITLE: cpu_control			
Document Number:		CPU.2	REV: 1.1
Date: 3/27/2011 6:29:16 PM		Sheet: 2/2	





Clocks, reset, bus interface		Dawid Pilawa	
		(C) 2010, 2011	
TITLE: cpu_interface			
Document Number:		CPU.3	
Date: 3/27/2011 6:39:06 PM		REV: 1.1	
		Sheet: 1/1	







Registers (MAR,PC,KSP,SP)	Dauid Pilawa
	(C) 2010, 2011
TITLE: cpu_registers1	
Document Number:	REV: 1.1
	CPU.5
Date: 3/27/2011 6:46:15 PM	Sheet: 1/1









Base Memory - address decoder		Dawid Pilawa	
		(C) 2010, 2011	
TITLE: mem_base			
Document Number:		MEM.1.1	
Date: 3/27/2011 7:05:25 PM		REU: 1.1	
		Sheet: 1/2	



Base Memory - ROM and RAM		Dawid Pilawa (C) 2010, 1011	
TITLE: mem_base			
Document Number:		MEM.1.2	REV: 1.1
Date: 3/27/2011 7:05:25 PM		Sheet: 2/2	



Extended Memory		Dawid Pilawa (C) 2010, 2011	
TITLE: mem_ext			
Document Number:		REU: 1.1	
		MEM.2	
Date: 3/27/2011 7:18:53 PM			Sheet: 1/1



I/O - UARTS		Dawid Pilawa	
TITLE: io_uartS		(C) 2010, 2011	
Document Number:		IO.1	REV: 1.0
Date: 5/28/2011 9:53:57 PM		Sheet: 1/1	