



Reset is active for ~250ms


Clock generation and reset		Dawid Pilawa (C) 2010	
TITLE: clkrst			
Document Number:		REV:	
1		1.0.1	
Date: 2010-06-14 09:08:58		Sheet: 1/1	





Control Module		Dawid Pilawa	
		(C) 2010	
TITLE: control			
Document Number:		2	
Date: 2010-07-07 09:50:29		REU: 1.0.1	
		Sheet: 1/1	




Machine Status Word		Dawid Pilawa (C) 2010	
TITLE: msw			
Document Number: 3			REV: 1.0
Date: 2010-05-28 14:59:08			Sheet: 1/1




Arithmetic Logic Unit (ALU)		Dawid Pilawa	
		(C) 2010	
TITLE: alu			
Document Number:		REV:	
4		1.0	
Date: 2010-05-28 15:00:51		Sheet: 1/1	




Bus interconnects		Dawid Pilawa (C) 2010	
TITLE: basic			
Document Number: 5			REV: 1.0
Date: 2010-05-28 14:59:46			Sheet: 1/1





Registers (MAR,PC,KSP,SP)		Dawid Pilawa	
		(C) 2010	
TITLE: regs_a			
Document Number:		REV:	
6		1.0	
Date: 2010-05-28 14:59:00		Sheet: 1/1	






Address decoder		Dawid Pilawa	
		(C) 2010	
TITLE: mem_base			
Document Number:		8	
		REU: 1.0.1	
Date: 2010-07-27 23:08:51		Sheet: 1/3	



ROM and RAM		Dawid Pilawa (C) 2010	
TITLE: mem_base			
Document Number: 8			REV: 1.0.1
Date: 2010-07-27 23:08:51			Sheet: 2/3



Extension board connector

Dawid Pilawa
(C) 2010

TITLE: mem_base


Document Number:

8

REV:
1.0.1

Date: 2010-07-27 23:08:51

Sheet: 3/3



Memory Unit (ROM and RAM)		Dawid Pilawa	
		(C) 2010	
TITLE: mem_ext			
Document Number:		REU:	
9		1.0	
Date: 2010-07-13 15:27:38		Sheet: 1/1	