




Reset is active for ~250ms

Clock generation and reset		Dawid Pilawa (C) 2010	
TITLE: clkrst			
Document Number:		REU:	
1		1.0	
Date: 2010-06-03 11:07:11		Sheet: 1/1	








Machine Status Word		Dawid Pilawa (C) 2010	
TITLE: msw			
Document Number: 3			REV: 1.0
Date: 2010-05-28 14:59:08			Sheet: 1/1




Arithmetic Logic Unit (ALU)		Dawid Pilawa	
		(C) 2010	
TITLE: alu			
Document Number:		REV:	
4		1.0	
Date: 2010-05-28 15:00:51		Sheet: 1/1	




Bus interconnects		Dawid Pilawa (C) 2010	
TITLE: basic			
Document Number: 5			REV: 1.0
Date: 2010-05-28 14:59:46			Sheet: 1/1






Registers (MDR, DP, A, X, Y, PPC)		Dawid Pilawa	
		(C) 2010	
TITLE: regs_b			
Document Number:		7	
		REV: 1.0	
Date: 2010-06-06 18:58:35		Sheet: 1/1	



Memory Unit (Address Decoder)		Dawid Pilawa (C) 2010	
TITLE: mem_dec			
Document Number:		REU:	
8		1.0	
Date: 2010-06-06 16:34:36		Sheet: 1/1	



Memory Unit (ROM and RAM)		Dawid Pilawa (C) 2010	
TITLE: mem_romram			
Document Number:		REU:	
9		1.0	
Date: 2010-06-03 14:28:07		Sheet: 1/1	